Design of a 64×64-Bit Modified Booth Multiplier Using Current-Mode CMOS Quarternary Logic Circuits
نویسندگان
چکیده
منابع مشابه
A New Design of Multiplier using Modified Booth Algorithm and Reversible Gate Logic
In this paper we propose a new concept for multiplication by using modified booth algorithm and reversible logic functions. Modified booth algorithm produces less delay compare to normal multiplication process. Modified booth algorithm reduces the number partial products which will reduces maximum delay count a the output. by combining modified booth algorithm with reversible gate logic it will...
متن کاملA Cmos Current-mode Multiplier/divider Circuit
Combination of A/D-D/A converters allows implementing multiplier/divider operations. An efficient design based on continuous-time, current-mode, dividing-algorithmic converters is presented in this paper. It offers high speed and capability of low voltage operation, and it is suitable for applications of low or middle resolution (below 9 bits). In addition, the division result is given in both ...
متن کاملDesign and Simulation of a 2GHz, 64×64 bit Arithmetic Logic Unit in 130nm CMOS Technology
The purpose of this paper is to design a 64×64 bit low power, low delay and high speed Arithmetic Logic Unit (ALU). Arithmetic Logic Unit performs arithmetic operation like addition, multiplication. Adders play important role in ALU. For designing adder, the combination of carry lookahead adder and carry select adder, also add-one circuit have been used to achieve high speed and low area. In mu...
متن کاملCurrent Mode Multiple-Valued Logic Circuits in Digital CMOS Technology
Complexity of silicon integrated circuits (IC) in very large scale of integration (VLSI) using binary logic is reaching a point where most of the silicon area is occupied with interconnecting lines among devices on the chip, which represents a drawback of the approach. First implication of the high wiring complexity is increased packing complexity with increased number of pins (in today's VLSI ...
متن کاملThe Design of Current Mode CMOS Multiple-Valued Circuits
We propose an algorithm for ihe design of multiplevalued current-mode CMOS logic (CMCL) circuiis that i s based on the cost-fable iechnique. The a1 orithm is a heuristic search technique AO' algorithm) L O , l l ] apExhaustive Search while providing realizations that are almost as good. A new cost-table is also proposed ihai results in better realizations ihan obtained with a previous cost-tabl...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: The KIPS Transactions:PartA
سال: 2007
ISSN: 1598-2831
DOI: 10.3745/kipsta.2007.14-a.4.203